(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau



(43) International Publication Date 3 March 2005 (03.03.2005)

PCT

(10) International Publication Number WO 2005/020528 A1

(51) International Patent Classification:

H04L 25/49

(21) International Application Number:

PCT/US2004/027416

(22) International Filing Date: 19 August 2004 (19.08.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/645,418

20 August 2003 (20.08.2003) US

(71) Applicant: SCHWEITZER ENGINEERING LABO-RATORIES [US/US]; 2350 NE Hopkins Court, Pullman, WA 99163-5603 (US).

(74) Agent: DAVID, Mundt, M., Cook, Alex, McFarron, Manzo, Cummings & Mehler, Lt, d., 200 West Adams Street, Suite 2850, Chicago, IL 60606 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN,

CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG. MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL. SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SYSTEM FOR SYNCHRONOUS SAMPLING AND TIME-OF-DAY CLOCKING USING AN ENCODED TIME SIGNAL



(57) Abstract: The system for synchronous sampling uses an encoded time signal, such as an IRIG-B signal. The IRIG-B signal is applied to an edge detector, which produces pulses based on the edges of the encoded time signal. These signals are applied to a phase-locked-loop assembly which is arranged to produce an output sampling synchronization signal which is locked to the transitions in the encoded time signal, providing a synchronous control signal for data sampling of input signals to a plurality of electronic instruments, in addition to the use of the IRIG-B signal as time-of-day clock synchronization for the plurality of instruments.

2005/020528 A1

Description

SYSTEM FOR SYNCHRONOUS SAMPLING AND TIME-OF-DAY CLOCKING USING AN ENCODED TIME SIGNAL

5

10

15

20

25

30

35

Technical Field

This invention relates generally to electronic instruments which sample analog input signals to produce corresponding digital signals, and more specifically concerns synchronization of the sampling function in a plurality of such instruments.

Background of the Invention

Various electronic instruments, including, for example, protective relays for power systems and electricity meters, sample analog input signals by means of an analog-to-digital converter to produce digital signals which are then processed to produce specific information from the input signals which relates to the function of the instrument. Appropriate action is taken, relative to the instrument, as needed, in response to that information. For instance, in a protective relay, if the information from the input signals indicates a fault on the power line, the instrument may trip the current breaker for that portion of the line.

In certain situations/system arrangements, it is important that sampling of the analog input signals be made simultaneously by multiple instruments, again for instance, simultaneous sampling of line voltage and current input signals in a plurality of protective relays. This presents a challenge when the instruments are not all located in close physical proximity. A number of solutions concerning the synchronous sampling of inputs to multiple electronic instruments, however, are known. One such system uses a repeating time pulse, derived from the Global Positioning System.

Many of the electronic instruments which utilize sampling functions also have a time-of-day clock and calendar which the instrument uses to time-tag particular reports or other information which the instrument generates. One example

2

of such a report is an oscillograph report from a power system protective relay; another example is a revenue report from an electricity meter. It is important that the time-of-day clocks in the multiple devices are synchronized to all report the same time, at the same instant, on time. Many current devices use an encoded time-of-day signal, such as an IRIG-B signal, to synchronize their time-of-day internal clocks.

As presently configured, most such instruments use two control signals to accomplish desired synchronization, one control source being a periodic pulse by which each device synchronizes its sampling of input signals to be measured, and the other being a nonperiodic encoded time-of-day signal to which the device synchronizes its time-of-day clock.

While the use of two separate control signals has proved to be workable, it is desirable to have a single control signal to synchronize both data sampling (or other periodic action) and the time-of-day clock in electronic instruments.

Summary of the Invention

10

15

20

25

30

35

Accordingly, the present invention is a system for synchronous sampling of analog signal inputs for a plurality of electronic instruments, using an encoded time comprising: an externally generated encoded time signal provided to the plurality of electronic instruments suitable for insuring accurate time-of-day clock synchronization for the electronic instruments; an edge detector responsive to the encoded time signal to produce a series of pulses based on the edges of the encoded time signal; and a phrase-locked loop assembly producing an output sampling synchronization signal which is phrase-locked to said pulses at the output of the edge detector, such that the output sampling synchronization signal occurs at the beginning time period with successive of each predetermined synchronization signals being evenly spaced in the interval between the beginning of each successive predetermined time, for synchronization of data sampling in said plurality of instruments.

3

Brief Description of the Drawings

Figures 1A-1C show the encoding of an IRIG-B time signal.

Figure 2 is a diagram showing a complete IRIG-B signal frame representing one second of time of day.

Figure 3 is a block diagram showing the system of the present invention using an encoded time signal to produce a sampling synchronization signal.

Figure 4 is a block diagram which is an alternative to the system of Figure 3.

Best Mode for Carrying Out the Invention

15

20

25

30

In the present invention, an encoded time-of-day signal, such as an IRIG-B signal, which is currently used to synchronize the time-of-day clocks in a plurality of electronic instruments, is also used to produce sampling synchronization signals for the same plurality of instruments, instead of having two separate synchronization signals, one for sampling and the other for time of day. Although the embodiment described concerns sampling signals, it should be understood that the encoded time of day signal could be used for synchronization of including other instrument operations, for instance synchronization of various test procedures and communication procedures, among others.

In the described embodiment of the present system, the encoded time-of-day signal is an IRIG-B (U.S. Army IRIG standard 200-89). However, it should be understood that the present invention is not limited to an IRIG-B signal; rather, any encoded time signal which can be used to synchronize time clocks in a plurality of electronic instruments can be used to produce a synchronous data sampling signal as well.

A conventional IRIG-B time signal, using pulse width modulation to encode information concerning the time of day is shown in Figures 1A-1C. In a 10-millisecond bit, a binary coded digit is encoded as a zero (pulse width of 2 milliseconds) shown at 12 or a one (pulse width of 5 milliseconds) shown at 14. Each IRIG-B complete frame (a single frame is shown in Figure 2) represents one second in time. Separate frames are provided for

4

each successive second. Each IRIG-B frame is separated by two successive "P" bits from the next successive frame, each "P" bit having an 8-millisecond pulse (shown at 16) out of the 10-millisecond bit.

Figure 2 shows how the IRIG signal is transmitted, as a series of ones and zeros as set forth above, providing an indication of seconds, minutes, hours, days (0-99) and hundreds of days (0-3). The IRIG-B information is transmitted simultaneously to a plurality of instruments (e.g. a plurality of protective relays for a power system) operating in synchronization. The IRIG-B signal sets the time-of-day clock in each of the devices so that the time of day is the same in each of the plurality of devices in a particular system.

10

15

20

25

30

35

In Figure 2, the complete IRIG-B transmission identifying one particular second in a year is shown at 17. The encoding for seconds is designated at 18, minutes at 22, hours at 26, 0-99 days at 30, and hundreds of days at 32. The particular second identified is the 35th second, of the 12th minute, of the 17th hour, of the 209th day. An "R" field 34, comprising two successive "P" bits, separates successive frames. In the present invention, the IRIG-B encoded time signal or other encoded time signal is also used for its conventional time-of-day clock synchronization of a plurality of devices. However, it is also used to produce a data sampling (or other function) synchronization signal for the same devices.

Referring to Figure 3, the IRIG-B time-encoded signal is first applied to a conventional edge detector 40. The edge detector 40 will produce a pulse whenever an edge (rising or falling) of the IRIG-B signal is detected.

Referring again to Figure 1, the time between successive edges of the IRIG-B signal could be 2, 5 or 8 milliseconds, based on a 10-millisecond bit. Thus, the output of the edge detector 40 will be a series of pulses, separated by 2, 5 or 8 milliseconds. Each edge will be a multiple of 1kHz away from the last edge. The output of the edge detector 40 is applied to a phase-locked-loop 42 which is arranged to produce an output signal of selected frequency, 8kHz in the embodiment shown, phase-locked to the pulses from the edge detector. Since

5

the transitions of the output signal from the phase-locked-loop occur simultaneously with transitions in the IRIG-B signal input, a data sampling synchronization signal occurs precisely at the beginning of each second, as defined by the IRIG-B input signal, in particular, the rising edge of the second "P" bit in the "R" field 32. The 8kHz output signal on line 47 is the data sampling synchronization signal for the plurality of synchronized devices.

The phase-locked-loop 42 includes a phase detector 43 which is responsive to the output of the edge detector 40 and a feedback circuit from the output of the phase-locked-loop to determine whether there is any phase difference between the two signals. If there is no phase difference, then the two signals are exactly in phase, and the output of the phase detector is zero. If there is a difference, then the output of the phase detector is some number representative of the phase difference. This output is supplied to a filter 44, the purpose of which is to reduce jitter in the signal from the phase detector. In the embodiment shown, this is a divide by 32 circuit. For example, if a count of 100 is provided at the input to the filter 44, a count of three is provided at the output.

10

20

25

30

35

The output of the filter controls a numerically controlled counter (NCO) 46, which is designed to produce an output signal (line 47) of selected frequency, i.e. 8kHz in this particular embodiment. It could, however, be other integral multiples of 1kHz, including 1kHz, 2kHz, 3kHz, etc. The NCO in operation counts nominally to the output frequency, which in the embodiment shown is 8kHz. The count is adjusted by the output of the filter (+/-); the adjustment allows the system to lock to the incoming signal. The output of counter 46 is applied to the feedback circuit 50 for the phase-locked-loop. The feedback circuit 50 converts the 8kHz signal to a 1kHz signal, which is then applied to the phase detector 42 for comparison with the signal from the edge detector.

Figure 4 shows another embodiment, in a simplified form, in which edge detector 60 responds only to the positive (rising) edges of the IRIG-B encoded time signal input, meaning

6

a pulse every 10 milliseconds, i.e. a 100Hz signal. The phase-locked-loop 62 in Figure 4 is designed to lock to a periodic 100Hz input signal and produce an output data sampling synchronization signal. As long as the phase-locked-loop 62 is designed to produce an output signal with a frequency of an integral multiple of 100Hz, the output will be data sampling synchronization signals precisely at the beginning of each second and evenly spaced between each successive second at a selected frequency which is a multiple of 100Hz, i.e. 100Hz, 200Hz, 300Hz, etc.

10

15

25

30

Thus, a single control signal to a plurality of devices to be synchronized in operation will result in both clock synchronization and data sampling time-of-day synchronization for the plurality of instruments. in the embodiment shown an IRIG-B encoded time-of-day signal is used, other nonperiodic encoded time signals can be used for synchronization of the data sampling system, i.e. the invention is not limited an IRIG-B signal. Further, the invention is not limited to data acquisition, i.e. data sampling. It could be used for other synchronization functions as well.

It should also be understood that the IRIG-B time signal or other time signal, provided to a single relay or similar device, such as a meter, could be used to provide very accurate sampling signals for that device in addition to providing time-of-day information for reports, etc. In such an arrangement, the relay includes a phase-locked loop which provides an output signal at a specific selected frequency, e.g. 8kHz. In operation, the data acquisition system for the relay or meter will be phase-locked to the IRIG-B or other time source. If there is no IRIG-B signal available, or if high accuracy is not required (an example of high accuracy requirements is when synchophasors are used in the device), then the internal sampling system in the equipment can be used.

Although a preferred embodiment of the invention has been disclosed for purposes of illustration, it should be understood that various changes modifications and substitutions can be incorporated in the embodiment without departing from the

7

spirit of the invention which is defined by the claims which follow.

What is claimed is:

8

Claims

1. A system for synchronous sampling of analog signal inputs for a plurality of electronic instruments, using an encoded time signal, comprising:

an externally generated encoded time signal provided to the plurality of electronic instruments suitable for ensuring accurate time-of-day clock synchronization for the electronic instruments, wherein the time signal covers a predetermined time period;

an edge detector responsive to the encoded time signal to produce a series of pulses based on the edges of the encoded time signal; and

a phase-locked loop assembly producing an output sampling synchronization signal which is phased-locked to said pulses at the output of the edge detector, such that the output sampling synchronization signal occurs at the beginning of each predetermined time period with successive synchronization signals being evenly spaced in the interval between the beginning of each successive predetermined time, for synchronization of data sampling in said plurality of instruments.

- 2. The system of claim 1, wherein the time signal is an IRIG-B time signal.
- 3. The system of claim 1, wherein the phase-locked-loop is locked at 1kHz and the output sampling synchronization signal is an integral multiple of 1kHz.
- 4. The system of claim 1, wherein the predetermined time period is one second.
- 5. The system of claim 1, wherein the edge detector detects only rising edges of the encoded time signal and produces an output based thereon.

9

6. The system of claim 1, wherein the edge detector detects both rising and falling edges of the encoded time signal and produces an output based thereon.

- 7. The system of claim 1, wherein the encoded time code signal includes a bit which identifies the beginning of each frame of the encoded time signal.
- 8. The system of claim 1, wherein the phase-locked-loop assembly includes a phase detector, a filter responsive to the output of the phase detector and a counter responsive to the output of the filter for producing the output sampling synchronization pulses, and wherein the phase-locked-loop assembly further includes a feedback circuit responsive to the output signal of the counter for feeding back the output signal to the phase detector, which produces an output signal by which the counter is adjusted to lock the sampling synchronization signal to the encoded time signal.
- 9. A system for synchronous control of a selected operation of a plurality of electronic instruments, using an encoded time signal, comprising:

an externally generated encoded time signal provided to the plurality of electronic instruments, suitable for insuring accurate time-of-day clock synchronization for the electronic instruments, wherein the time signal covers a predetermined time period;

an edge detector responsive to the encoded time signal to produce a series of pulses based on the edges of the encoded time signal; and

an assembly which produces an output synchronization signal for a selected operation of the plurality of electronic instruments, locked to the output of the edge detector, such that the output sampling synchronization signal occurs at the beginning of each predetermined time period with successive synchronization signals being evenly spaced in the interval between the beginning of each successive predetermined time, for synchronization of said function in said plurality of instruments.

٠.


10

- 10. The system of claim 9, wherein the time signal is an 'IRIG-B time signal.
- 11. The system of claim 9, wherein the assembly is a phase-locked loop.
- 12. A system for sampling analog signal inputs for an electronic instrument, using an encoded time signal, comprising:


an externally generated encoded time signal provided to the electronic instrument, suitable for ensuring accurate time-ofday clock information for the electronic instrument, wherein the time signal covers a predetermined time period;

an edge detector responsive to the encoded time signal to produce a series of pulses based on the edges of the encoded time signal; and

- a phase-locked loop assembly which produces an output sampling signal which is phase-locked to the output of the edge detector, such that the output sampling signal occurs at the beginning of each predetermined time period with successive sampling signals being evenly spaced in the interval between the beginning of each successive predetermined time, for data sampling by said instrument.
- 13. The system of claim 12, wherein the time signal is an IRIG-B time signal.



00|R|00100|110|R|01000|R|11100|1000|R|1001|0000|R|0100|R|0000|R|0000|R|0000|R|0000|R|100|R|100|R|100|R|100|R|100|R|100|R|100|R|101|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R|10|R| 1 FRAME = 1 SECOND 26 22



INTERNATIC AL JEARCH REPORT

e oplication No PCT/US2004/027416

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H04L25/49

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

 $\begin{array}{ll} \mbox{Minimum documentation searched (classification system followed by classification symbols)} \\ \mbox{IPC 7} & \mbox{H04L} \end{array}$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data

US 2001/023464 A1 (ZUEGER HANS-PETER ET AL) 20 September 2001 (2001-09-20)	1-13
abstract; figure 1 paragraphs '0014!, '0016!, '0017!	
WO 00/16525 A (SILICON IMAGE INC) 23 March 2000 (2000-03-23) page 16, line 28 - page 17, line 16; figure 8	1-13
GB 2 278 519 A (MOTOROLA ISRAEL LTD) 30 November 1994 (1994-11-30) page 5, lines 25-31; figures 1-3 page 7, lines 27-34	1-13

Further documents are listed in the continuation of box C.	Patent family members are listed in annex.
Special categories of cited documents: 'A' document defining the general state of the art which is not considered to be of particular relevance 'E' earlier document but published on or after the international filing date 'L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) 'O' document referring to an oral disclosure, use, exhibition or other means 'P' document published prior to the international filing date but later than the priority date claimed	 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report
23 December 2004	30/12/2004
Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tet. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Horbach, C

INTERNATIONAL SEARCH REPORT

..form....on on patent family members

PCT/US2004/027416

JP	10247377	Α	14-09-1998	NONE			
				JP WO	2002540751 0057527	T A1	26-11-2002 28-09-2000
				EP	1082797	A1	14-03-2001
				CZ	20004382		15-08-2001
				CN		T	29-08-2001
				CA	2333105	A1	28-09-2000
	1			BR	0005547		30-01-2001
				ΑÜ		A	09-10-2000
			20 00 2000	AU	759447		17-04-2002
WO	0057527	Α	28-09-2000	US	6405104	R1	 11-06-2002
				ZA 	9403461	Α	19-01-1995
GB	2278519	Α	30-11-1994	HK	1007227		01-04-1999
				WO	0016525		23-03-2000
WO				ĴΡ	2003524914		19-08-2003
				EP	1112648		23-03-2000 04-07-2001
				CA		A A1	03-04-2000
	0010323	А	23-03-2000	US AU	6463092 5910799		08-10-2002
	0016525	 А	23-03-2000		6463000		
				EP	1143312	A2	10-10-2001
US	2001023464	A1	20-09-2001	DE	10013348		20-09-200
	d in search report		date		member(s)		date
Patent document		ĺ	Publication		Patent family		Publication

INTERNATION EARCH REPORT

Int pplication No PCI/US2004/027416

Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
WO 00/57527 A (GEN ELECTRIC) 28 September 2000 (2000-09-28) page 2, lines 12-15; figure 1 page 4, line 12 - page 5, line 22	1-13
PATENT ABSTRACTS OF JAPAN vol. 1998, no. 14, 31 December 1998 (1998-12-31) & JP 10 247377 A (SONY PRECISION TECHNOL INC), 14 September 1998 (1998-09-14) abstract; figures 2,3	1-13
	28 September 2000 (2000-09-28) page 2, lines 12-15; figure 1 page 4, line 12 - page 5, line 22 PATENT ABSTRACTS OF JAPAN vol. 1998, no. 14, 31 December 1998 (1998-12-31) & JP 10 247377 A (SONY PRECISION TECHNOL INC), 14 September 1998 (1998-09-14) abstract; figures 2,3